High-level optimizations in compiling process descriptions to asynchronous circuits
نویسندگان
چکیده
منابع مشابه
High-level optimizations in compiling process descriptions to asynchronous circuits
Asynchronous Self Timed designs are beginning to attract attention as promising means of dealing with the complexity of modern VLSI technology In this paper we present our views on why asynchronous systems matter We then present details of our high level synthesis tool SHILPA that can automatically synthesize asynchronous circuits from descriptions in our concurrent programming language hopCP W...
متن کاملClustering and Fanout Optimizations of Asynchronous Circuits
ii Dedication To my family iii Acknowledgements I would like to thank my advisor Professor Peter A. Beerel for his valuable guidance and support though the entire course of this work. I would also like to thank Professors Massoud Pedram and Ken Alexander for taking the time to be part of my defense committee. I would also like to thank TrellisWare Technologies Inc. for their support and flexibi...
متن کاملCompiling Process Algebraic Descriptions into Reconfigurable Logic
Recon gurable computers based on eld programmable gate array technology allow applications to be realized directly in digital logic. The inherent concurrency of hardware distinguishes such computers from microprocessor{based machines in which the concurrency of the underlying hardware is xed and abstracted from the programmer by the software model. However, recon gurable logic allows the potent...
متن کاملFormal Verification of Peephole Optimizations in Asynchronous Circuits
This paper proposes and applies novel techniques for formal verification of peephole optimizations in asynchronous circuits. We verify whether locally optimized modules can replace parts of an existing circuit under assumptions regarding the operation of the optimized modules in context. A verification rule related to assume-guarantee and hierarchical verification is presented, using relative t...
متن کاملModule-based Synthesis of Behavioral Verilog Descriptions to Asynchronous Circuits
In this paper we present a design tool for automatic synthesis of Verilog behavioral description of an asynchronous circuit into delay insensitive presynthesized library modules, using syntax directed techniques. Our design tool can also generate appropriate output to support implementing the circuit on ASICs and LUT-based FPGAs consequently rapid prototyping of the asynchronous circuit becomes...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of VLSI signal processing systems for signal, image and video technology
سال: 1994
ISSN: 0922-5773
DOI: 10.1007/bf02108188